

1/14




FIG. 1a




FIG. 1b




FIG. 1c




FIG. 1d

3/14




FIG. 2

4/14




Fig. 3

5/14




FIG. 4a




FIG. 4b

6/14




FIG. 4c




FIG. 4d




Fig. 5a




Fig. 5b




Fig. 5c




Fig. 5d

	ROW	COLUMN	BIT POSITION	EV	RG1	RGTX	CG1	CGTX	RF	CF
0	Row Addr A	Col Addr A	(A) I/O error Positions	1	1	0	1	0		
⋮										
N										

BAD LIST  
(BL)

Fig. 5e

	ROW	COLUMN	BIT POSITION	EV2	RF2	CF2
←	Row Addr B	Col Addr C	(C) I/O error Positions	1		
←						
←						
←						

ASSOCIATED BAD LIST  
(ABL)

Fig. 5f

8/14




Fig. 6a




Fig. 6b




Fig. 6c




Fig. 6d

	ROW	COLUMN	BIT POSITION	EV	RGTX	CGTX	RF	CF
0	Row Addr A	Col Addr A	(A) I/O error Positions	1	1	0	1	0
⋮	Row Addr B	Col Addr B	(B) I/O error Positions	1	1	0	1	0
⋮				0				
N				0				

BAD LIST  
(BL)

Fig. 6e

	ROW	COLUMN	BIT POSITION	EV2	RF2	CF2
←	Row Addr D	Col Addr C	(C) I/O error Positions	1		
←	Row Addr C	Col Addr D	(D) I/O error Positions	1		
←				0		
←				0		

ASSOCIATED BAD LIST  
(ABL)

Row Addr B = Row Addr D  
Col Addr B = Col Addr C

Fig. 6f

9/14




FIG. 7

10/14




FIG. 8a




FIG. 8b

11/14




FIG. 8c




FIG. 8d

12/14




FIG. 8e




FIG. 8f

13/14




FIG. 8g




FIG. 8h

14/14




FIG. 9